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Quantum Circuits for Quantum Algorithms
 Shor’s factoring algorithm and solving discrete log problem.
 Cryptanalysis which makes encryption and digital signature 
schemes such as RSA and Elliptic Curve Cryptography  (ECC) 
vulnerable to quantum attacks.
 Quantum algorithms such as class number and triangle finding 
algorithms, and scientific algorithms in quantum chemistry. 
Quantum computing offers big performance gains in number 
theory, encryption, search and scientific computation
Progress on Quantum Computing Processor
▪ In April 2017, IBM  5 qubit quantum processor. 
▪ In April 2017, Google 9 qubit computing chip. 
▪ In May 2017, IBM 17 qubits quantum computing 
processor.
▪ In Oct 2017, Intel 17-qubit quantum computing test 
chip.
Intel’s 17-qubit quantum 
computing chip 
(Credit: Intel Corporation
Source: newsroom.intel.com)
Motivation
 Quantum circuits for arithmetic operations are required to 
implement quantum algorithms 
 Practical quantum circuits must be based on fault tolerant gates 
such as Clifford + T gates
 Existing quantum computers have few qubits
Challenges
 Must use fault tolerant 
quantum gates
 Reversibility introduces 
more circuit overhead
 Must minimize use of the 
quantum T gate
 The T gate is costly to 
implement
Quantum gates used in this work
Quantum Circuit Optimization: Different from Classical 
Full adder having inputs A,B,C where C is carry input. 
Sum= A ⊕B ⊕C  
Cout= AB ⊕ ((A ⊕ B). C)
Total Bits= 8 Input Bits+ 1Carry Bit+ 4 Ancilla Inputs 
=13 bits
Suppose the best realizable quantum computer due to technology 
limitations had only 9 qubits. 
1 bit Reversible Full Adder
4 bit Reversible Full Adder
New Design Methodology   For Quantum Circuits  
Full adder having inputs A,B,C where C is carry 
input. Sum= A ⊕B ⊕C  
Cout= AB ⊕ ((A ⊕ B). C)
4 bit adder has 4 Ancilla Inputs 
The design of a n bit reversible adder based on the conventional 
ripple carry approach of cascading will need n ancilla inputs
1 bit Reversible Full Adder
4 bit Reversible Full Adder
Existing quantum hardware is limited in terms of number of 
available qubits . Thus, qubits needs to be kept to a minimum.
Design Methodology of 
Reversible Binary Adder
H. Thapliyal and N. Ranganathan, “Design of Efficient Reversible Logic Based Binary and BCD Adder Circuits”, ACM 
Journal of Emerging Technologies in Computing Systems,Vol.9, No.3,pp. 17:1–17:31, Sep 2013.
Reversible Binary Adder   (Cont’..d)
Consider the addition of two n bit numbers ai and bi stored at
memory locations Ai and Bi, respectively, where 0 ≤ i ≤ n−1.
The input carry c0 is stored at memory location A-1. Further,
consider that memory location An is initialized with z ∈ {0, 1}.
Reversible Binary Adder  (Cont’..d)
At start of computation 
At end of computation 
Proposed Methodology
Steps of Proposed Methodology
Step 1: 
For i=0 to n-1: At pair of locations, Ai and Bi apply the CNOT gate.
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Step 2:
For i= -1 to n-2: At pair of locations Ai+1 and Ai apply the
CNOT gate.
Further, apply a CNOT gate at pair of locations An-1 and An.
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Step 3: 
 For i=0 to n-2: At locations Ai-1, Bi and Ai apply the Toffoli
gate.  Apply a Peres gate at location An-2, Bn-1 and An,. 
 Further, for i=0 to n-2: Apply a NOT gate at location Bi. 
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Step 4:
For i=n-2 to 0: At locations Ai-1, Bi and Ai apply the TR gate.
Further, For i=0 to n-2: Apply a NOT gate at location Bi.
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Step 5: 
For i=n-1 to 0: At pair of locations Ai and Ai-1 apply the CNOT gate. 
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Step 6: 
For i=0 to n-1: At pair of locations Ai and Bi apply the CNOT gate.
b0
a0
b1
a1
b2
a2
b3
a3
z
s0
a0
s1
a1
s2
a2
s3
a3
z s4
c0 c0
Proposed Multiplier Algorithm:
Add and Rotate
A-Multiplier-n qubit register
B-Multiplicand- n qubit register
P- 2n qubit Product register 
i- classical parameter
H. V. Jayashree, H. Thapliyal, H. R. Arabnia, and V. K. Agrawal, “Ancilla-input and garbage-output 
optimized design of a reversible quantum integer multiplier,” The Journal of Supercomputing, vol. 
72, no. 4, pp. 1477–1493, Apr. 2016
Proposed ADD or NOP Quantum Circuit 
Design
Here P[2n-1] location 
holds final cout value 
if control pin(ie A[i]) is 
1, otherwise  it will 
retain its old cout
value.
i A[i] P[j] B[i] ab xor P C[i-1] Sum C[I] or Zcin
0
1
0 0 0 0 0 0
B[i]1 0 0 0 1 1 0
2 0 1 1 0 1 0
C[i-1]3 0 1 1 1 0 1
4 1 0 1 0 1 0
C[i-1]5 1 0 1 1 0 1
6 1 1 0 0 0 1
B[i]7 1 1 0 1 1 1
• Zcin is the carry line which propagates the previous stage carry to next stage. 
• If P xor (A. B) is =0 then Zcin is same as B[i] value else it is same as C[i-1] value. 
• Here j is given by  i+n−1 ≤ j ≤ 2n−1.
i A[i] P[j] B[i] AB xor P C[i-1] SUM C[i] or Zcin
0
0
0 0 0 0 0 0
B[i]1 0 0 0 1 1 0
2 0 1 0 0 1 0
C[i-1]3 0 1 0 1 0 1
4 1 0 1 0 1 0
C[i-1]5 1 0 1 1 0 1
6 1 1 1 0 0 1
B[j]7 1 1 1 1 1 1
Thomsen, Glück and Axelsen, Journal of Physics, 2010
Rotate Right Operation: Example 8 bits
P[7] P[6] P[5] P[4] P[3] P[2] P[1] P[0]
Moore, Cristopher, and  Nilsson, SIAM Journal on Computing 31.3 (2001): 799-815.
I stage II stage
P[7] P[6] P[5] P[4] P[3] P[2] P[1] P[0]
1 0 1 1 1 0 1 0
P[7] P[6] P[5] P[4] P[3] P[2] P[1] P[0]
0 1 0 1 1 1 0 1
After  
stage I
P[7] P[6] P[5] P[4] P[3] P[2] P[1] P[0]
0 1 0 1 1 1 0 1
After stage II
Rotate Right-Reversible Circuit using Swap Gates
• Shifter takes 2n-1 swap gates.(for  nxn multiplier)
• Gates inside dash box works in parallel.
• Depth will be 2 Swap Gates
• Gives constant delay of 2x3=6 irrespective of n 
value.
Rotate Right-Reversible Circuit using Swap Gates
Complete Reversible Circuit for nxn Multiplier
T-Count Optimized Quantum Circuits for 
Multiplication
 Implements: 𝐴 ∙ 𝐵 via shift and add algorithm 
 𝐴 ∙ 𝐵 = 𝐴⋀𝐵0 + 𝐴⋀𝐵1 ∙ 2 + ⋯+ 𝐴⋀𝐵𝑖 ∙ 2
𝑖 + ⋯
 Three step algorithm
 Multiplication circuit is based on specific components
Will demonstrate quantum circuit design algorithm with two 4 bit 
numbers 𝐴 and 𝐵
T-count Optimized Design of Quantum Integer Multiplication
E Muñoz-Coreas, H Thapliyal, arXiv preprint arXiv:1706.05113
T Count Optimized Quantum Circuits for 
Multiplication
Components used in multiplication circuit
Complete Multiplication circuit 
(T-Count Optimized)
• ۧ|𝐴 and ۧ|𝐵 are the inputs to be 
multiplied
• ۧ|𝑃 is the product
• Circuit produces product by calculating:
෍
𝑖=0
3
𝐴 ∙ 𝐵𝑖 ∙ 2
𝑖
Comparison of multiplication circuits
 [1] C.-C. Lin, A. Chakrabarti, and N. K. Jha, “Qlib: Quantum module library,” J. Emerg. Technol. Comput. Syst., vol. 11, no. 1, pp. 7:1–7:20, Oct. 2014. [Online]. Available: 
http://doi.acm.org/10.1145/2629430
 [2] H. V. Jayashree, H. Thapliyal, H. R. Arabnia, and V. K. Agrawal, “Ancilla input and garbage-output optimized design of a reversible quantum integer multiplier,” The Journal of 
Supercomputing, vol. 72, no. 4, pp.1477–1493, 2016. [Online]. Available: http://dx.doi.org/10.1007/s11227-016-1676-0
 [3] H. M. H. Babu, “Cost-efficient design of a quantum multiplier–accumulator unit,” Quantum Information Processing, vol. 16, no. 1,p. 30, 2016. [Online]. Available: 
http://dx.doi.org/10.1007/s11128-016-1455-0
Conclusion
 Resource efficient design of quantum circuits are vital to the 
design of quantum algorithms in hardware
 New methodologies to design efficient quantum circuits for 
arithmetic operation need special attention in quantum 
computing.
